Back
Job   USA   OR   Portland Area   Design Engineer   Intel -

SOC Design Engineer - Physical Design and Integration | Design Engineer in Engineering Job at Inte1

This listing was posted on ITJobsWeb.

SOC Design Engineer - Physical Design and Integration

Location:
Hillsboro, OR
Description:

Job Description Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to fix violations for current and future product architecture. Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools. Optimizes design to improve productlevel parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation. Qualifications You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor's degree with 5 years of experience, or master's degree with 3 years of experience, in Electrical Engineering, Computer Engineering, or any STEM related field. 3+ years of experience in backend design and/or integration in one of the following areas: Physical synthesis, place and route, and clock tree synthesis with Synopsys or Cadence tools. Static timing analysis constraint understanding and generation, clock stamping, and timing closure. Multiple Power Domain analysis using standard Power Formats UPF or CPF Preferred Qualifications: 7+ years of experience in backend design and/or integration Product development and delivery on leading edge process nodes Inside this Business Group In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs. Requisition #: JR0263102pca3lyuhf
Company:
Intel
Posted:
May 8 on ITJobsWeb
Visit Our Partner Website
This listing was posted on another website. Click here to open: Go to ITJobsWeb
Important Safety Tips
  • Always meet the employer in person.
  • Avoid sharing sensitive personal and financial information.
  • Avoid employment offers that require a deposit or investment.

To learn more, visit the Safety Center or click here to report this listing.

More About this Listing: SOC Design Engineer - Physical Design and Integration
SOC Design Engineer - Physical Design and Integration is a Engineering Design Engineer Job at Intel located in Hillsboro OR. Find other listings like SOC Design Engineer - Physical Design and Integration by searching Oodle for Engineering Design Engineer Jobs.